This FBDIMM DFx document covers Design for Test, Design for Manufacturing and Design for Validation (DFx) requirements and implementation guidelines for Fully Buffered DIMM technology.
Document identifier
JEDEC JESD 82-28A
Title
FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)
JEDEC Category
JC-40.5: Logic Validation and Verification
Publication date
2008-07-01
International Relationship
Price |
163 vnd |