This standard defines the dc and ac input levels, output levels, and input overshoot and undershoot specifications for the 1.2 V High-speed LVCMOS (HS_LVCMOS) interface. The non-terminated interface has a switching range that is nominally expected to be 0 V to 1.2 V and is primarily intended to support communications with Wide I/O SDRAM devices.
Document identifier
JEDEC JESD8-26
Title
1.2 V High-Speed LVCMOS (HS_LVCMOS) Interface
JEDEC Category
JC-16: Interface Technology
Publication date
2011-09-01
International Relationship
| Price |
48 vnd |
.jpg){kind=logo}
---Logo.jpg){kind=logo}
.jpg){kind=logo}
-_-logo.png){kind=logo}
.jpg){kind=logo}
.png)
