IEC 61691-6:2009(E) Defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.
Document identifier
IEC 61691-6 Ed. 1.0 en:2009
Title
Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
IEC Category
TC 91: Electronics assembly technology, TC 93: Design automation
Publication date
2009-12-14
International Relationship
| Price |
410 vnd |
.jpg){kind=logo}
---Logo.jpg){kind=logo}
.jpg){kind=logo}
-_-logo.png){kind=logo}
.jpg){kind=logo}
.png)
