This standard defines logic interface levels for CMOS, TTL, ECL, and BiCC inputs and outputs. This standard is intended to provide an industry-wide set of specifications, for Application Specific Integrated Circuit (ASIC) signal inputs and outputs, both necessary and sufficient to define a circuits electrical interfacing with the external environment. JESD12-6 is intended to provide the ASIC manufacturer and user with a common set of signal interface levels. The standard defines interface levels for 5 volt operation.
Document identifier
JEDEC JESD 12-6
Title
ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS
JEDEC Category
JC-44: Semicustom Integrated Circuits (Inactive)
Publication date
1991-03-01
International Relationship
| Price |
54 vnd |
.jpg){kind=logo}
---Logo.jpg){kind=logo}
.jpg){kind=logo}
-_-logo.png){kind=logo}
.jpg){kind=logo}
.png)
